INTRODUCTION TO LOGIC CIRCUITS & LOGIC DESIGN WITH VERILOG
Preface

The purpose of this new book is to fill a void that has appeared in the instruction of digital circuits over the past decade due to the rapid abstraction of system design. Up until the mid-1980s, digital circuits were designed using classical techniques. Classical techniques relied heavily on manual design practices for the synthesis, minimization, and interfacing of digital systems. Corresponding to this design style, academic textbooks were developed that taught classical digital design techniques. Around 1990, large-scale digital systems began being designed using hardware description languages (HDLs) and automated synthesis tools. Broad-scale adoption of this modern design approach spread through the industry during this decade. Around 2000, hardware description languages and the modern digital design approach began to be taught in universities, mainly at the senior and graduate level. There were a variety of reasons that the modern digital design approach did not penetrate the lower levels of academia during this time. First, the design and simulation tools were difficult to use and overwhelmed freshman and sophomore students. Second, the ability to implement the designs in a laboratory setting was infeasible. The modern design tools at the time were targeted at custom integrated circuits, which are cost and time prohibitive to implement in a university setting. Between 2000 and 2005, rapid advances in programmable logic and design tools allowed the modern digital design approach to be implemented in a university setting, even in lower level courses. This allowed students to learn the modern design approach based on HDLs and prototype their designs in real hardware, mainly field programmable gate arrays (FPGAs). This spurred an abundance of textbooks to be authored teaching hardware description languages and higher levels of design abstraction. This trend has continued until today. While abstraction is a critical tool for engineering design, the rapid movement toward teaching only the modern digital design techniques has left a void for freshman and sophomore level courses in digital circuitry. Legacy textbooks that teach the classical design approach are outdated and do not contain sufficient coverage of HDLs to prepare the students for follow-on classes. Newer textbooks that teach the modern digital design approach move immediately into high-level behavioral modeling with minimal or no coverage of the underlying hardware used to implement the systems. As a result, students are not being provided the resources to understand the fundamental hardware theory that lies beneath the modern abstraction such as interfacing, gate level implementation, and technology optimization. Students moving too rapidly into high levels of abstraction have little understanding of what is going on when they click the “compile & synthesize” button of their design tool. This leads to graduates who can model a breadth of different systems in an HDL, but have no depth into how the system is implemented in hardware. This becomes problematic when an issue arises in a real design, and there is no foundational knowledge for the students to fall back on in order to debug the problem.

This new book addresses the lower level foundational void by providing a comprehensive, bottoms-up, coverage of digital systems. This book begins with a description of lower level hardware including binary representations, gate-level implementation, interfacing, and simple combinational logic design. Only after a foundation has been laid in the underlying hardware theory is the Verilog language introduced. The Verilog introduction gives only the basic concepts of the language in order to model, simulate, and synthesize combinational logic. This allows the students to gain familiarity with the language and the modern design approach without getting overwhelmed by the full capability of the language. This book then covers sequential logic and finite state machines at the structural level. Once this secondary foundation has been laid, the remaining capabilities of Verilog are presented that allow sophisticated, synchronous systems to be modeled. An entire chapter is then dedicated to examples of sequential system modeling, which allows the students to learn by example. The second part of this textbook introduces the details of programmable logic, semiconductor memory, and arithmetic circuits. This book culminates with a discussion of computer system design, which incorporates all of the
knowledge gained in the previous chapters. Each component of a computer system is described with an accompanying Verilog implementation, all while continually reinforcing the underlying hardware beneath the HDL abstraction.

**Written the Way It Is Taught**

The organization of this book is designed to follow the way in which the material is actually learned. Topics are presented only once sufficient background has been provided by earlier chapters to fully understand the material. An example of this learning-oriented organization is how the Verilog language is broken into two chapters. Chapter 5 presents an introduction to Verilog and the basic constructs to model combinational logic. This is an ideal location to introduce the language because the reader has just learned about combinational logic theory in Chap. 4. This allows the student to begin gaining experience using the Verilog simulation tools on basic combinational logic circuits. The more advanced constructs of Verilog such as sequential modeling and test benches are presented in Chap. 8 only after a thorough background in sequential logic is presented in Chap. 7. Another example of this learning-oriented approach is how arithmetic circuits are not introduced until Chap. 12. While technically the arithmetic circuits in Chap. 12 are combinational logic circuits and could be presented in Chap. 4, the student does not have the necessary background in Chap. 4 to fully understand the operation of the arithmetic circuitry so its introduction is postponed.

This incremental, just-in-time presentation of material allows the book to follow the way the material is actually taught in the classroom. This design also avoids the need for the instructor to assign sections that move back-and-forth through the text. This not only reduces course design effort for the instructor but allows the student to know where they are in the sequence of learning. At any point, the student should know the material in prior chapters and be moving toward understanding the material in subsequent ones.

An additional advantage of this book’s organization is that it supports giving the student hands-on experience with digital circuitry for courses with an accompanying laboratory component. The flow is designed to support lab exercises that begin using discrete logic gates on a breadboard and then move into HDL-based designs implemented on off-the-shelf FPGA boards. Using this approach to a laboratory experience gives the student experience with the basic electrical operation of digital circuits, interfacing, and HDL-based designs.

**Learning Outcomes**

Each chapter begins with an explanation of its learning objective followed by a brief preview of the chapter topics. The specific learning outcomes are then presented for the chapter in the form of concise statements about the measurable knowledge and/or skills the student will possess by the end of the chapter. Each section addresses a single, specific learning outcome. This eases the process of assessment and gives specific details on student performance. There are 600+ exercise problems and concept check questions for each section tied directly to specific learning outcomes for both formative and summative assessment.

**Teaching by Example**

With over 200 worked examples, concept checks for each section, 200+ supporting figures, and 600+ exercise problems, students are provided with multiple ways to learn. Each topic is described in a clear, concise written form with accompanying figures as necessary. This is then followed by annotated worked examples that match the form of the exercise problems at the end of each chapter. Additionally, concept check questions are placed at the end of each section in this book to measure the student’s general
understanding of the material using a concept inventory assessment style. These features provide the student multiple ways to learn the material and build an understanding of digital circuitry.

Course Design

This book can be used in multiple ways. The first is to use the book to cover two, semester-based college courses in digital logic. The first course in this sequence is an introduction to logic circuits and covers Chaps. 1, 2, 3, 4, 5, 6, and 7. This introductory course, which is found in nearly all accredited electrical and computer engineering programs, gives students a basic foundation in digital hardware and interfacing. Chapters 1, 2, 3, 4, 5, 6 and 7 only cover relevant topics in digital circuits to make room for a thorough introduction to Verilog. At the end of this course, students have a solid foundation in digital circuits and are able to design and simulate Verilog models of concurrent and hierarchical systems. The second course in this sequence covers logic design using Chaps. 8, 9, 10, 11, 12, and 13. In this second course, students learn the advanced features of Verilog such as procedural assignments, sequential behavioral modeling, system tasks, and test benches. This provides the basis for building larger digital systems such as registers, finite state machines, and arithmetic circuits. Chapter 13 brings all of the concepts together through the design of a simple 8-bit computer system that can be simulated and implemented using many off-the-shelf FPGA boards.

This book can also be used in a more accelerated digital logic course that reaches a higher level of abstraction in a single semester. This is accomplished by skipping some chapters and moving quickly through others. In this use model, it is likely that Chap. 2 on numbers systems and Chap. 3 on digital circuits would be quickly referenced but not covered in detail. Chapters 4 and 7 could also be covered quickly in order to move rapidly into Verilog modeling without spending significant time looking at the underlying hardware implementation. This approach allows a higher level of abstraction to be taught but provides the student with the reference material so that they can delve in the details of the hardware implementation if interested.

All exercise and concept problems that do not involve a Verilog model are designed so that they can be implemented as a multiple choice or numeric entry question in a standard course management system. This allows the questions to be automatically graded. For the Verilog design questions, it is expected that the students will upload their Verilog source files and screenshots of their simulation waveforms to the course management system for manual grading by the instructor or teaching assistant.

Instructor Resources

Instructors adopting this book can request a solution manual that contains a graphic-rich description of the solutions for each of the 600+ exercise problems. Instructors can also receive the Verilog solutions and test benches for each Verilog design exercise. A complementary lab manual has also been developed to provide additional learning activities based on both the 74HC discrete logic family and an off-the-shelf FPGA board. This manual is provided separately from the book in order to support the ever-changing technology options available for laboratory exercises.

Bozeman, MT, USA

Brock J. LaMeres
Acknowledgments

Dr. LaMeres is eternally grateful to his family for their support of this project. To JoAnn, your love and friendship makes everything possible. To Alexis, your kindness and caring brings joy to my heart. To Kylie, your humor and spirit fills me with laughter and pride. Thank you so much.

Dr. LaMeres would also like to thank the 400+ engineering students at Montana State University that helped proof read this book in preparation for the first edition.
# Contents

1: INTRODUCTION: ANALOG VS. DIGITAL ................................................................. 1
   1.1 DIFFERENCES BETWEEN ANALOG AND DIGITAL SYSTEMS .................. 1
   1.2 ADVANTAGES OF DIGITAL SYSTEMS OVER ANALOG SYSTEMS ............. 2

2: NUMBER SYSTEMS .............................................................................................. 7
   2.1 POSITIONAL NUMBER SYSTEMS ................................................................. 7
      2.1.1 Generic Structure ................................................................................ 8
      2.1.2 Decimal Number System (Base 10) ....................................................... 9
      2.1.3 Binary Number System (Base 2) .......................................................... 9
      2.1.4 Octal Number System (Base 8) ............................................................ 10
      2.1.5 Hexadecimal Number System (Base 16) ............................................. 10
   2.2 BASE CONVERSION ..................................................................................... 11
      2.2.1 Converting to Decimal ......................................................................... 11
      2.2.2 Converting From Decimal ................................................................... 14
      2.2.3 Converting Between 2^n Bases ............................................................ 17
   2.3 BINARY ARITHMETIC .................................................................................... 21
      2.3.1 Addition (Carries) ................................................................................ 21
      2.3.2 Subtraction (Borrows) ......................................................................... 22
   2.4 UNSIGNED AND SIGNED NUMBERS ............................................................ 23
      2.4.1 Unsigned Numbers .............................................................................. 24
      2.4.2 Signed Numbers ................................................................................... 24

3: DIGITAL CIRCUITRY AND INTERFACING ......................................................... 37
   3.1 BASIC GATES .............................................................................................. 37
      3.1.1 Describing the Operation of a Logic Circuit ......................................... 37
      3.1.2 The Buffer ............................................................................................ 39
      3.1.3 The Inverter .......................................................................................... 40
      3.1.4 The AND Gate ..................................................................................... 40
      3.1.5 The NAND Gate .................................................................................. 41
      3.1.6 The OR Gate ....................................................................................... 41
      3.1.7 The NOR Gate .................................................................................... 41
      3.1.8 The XOR Gate ..................................................................................... 42
      3.1.9 The XNOR Gate .................................................................................. 43
   3.2 DIGITAL CIRCUIT OPERATION .................................................................... 44
      3.2.1 Logic Levels ........................................................................................ 44
      3.2.2 Output DC Specifications ..................................................................... 45
      3.2.3 Input DC Specifications ...................................................................... 46
      3.2.4 Noise Margins ..................................................................................... 47
      3.2.5 Power Supplies ................................................................................... 48
      3.2.6 Switching Characteristics .................................................................... 51
      3.2.7 Data Sheets ......................................................................................... 51
## Structural Design and Hierarchy

5.6  **Lower-Level Module Instantiation** ............................................................... 170  
5.6.2  **Gate Level Primitives** .................................................................................. 172  
5.6.3  **User-Defined Primitives** .............................................................................. 173  
5.6.4  **Adding Delay to Primitives** .......................................................................... 174

5.7  **Overview of Simulation Test Benches** ......................................................... 175

## MSI Logic

6.1  **Decoders** ............................................................................................................ 181  
6.1.2  **Example: 7-Segment Display Decoder** ....................................................... 184  
6.2  **Encoders** ............................................................................................................ 188  
6.2.1  **Example: One-Hot Binary Encoder** ............................................................. 188

## Sequential Logic Design

7.1  **Sequential Logic Storage Devices** ................................................................. 199  
7.1.2  **Metastability** ................................................................................................ 200  
7.1.3  **The SR Latch** .............................................................................................. 202  
7.1.4  **The S’R’ Latch** ............................................................................................. 205  
7.1.5  **SR Latch with Enable** .................................................................................. 208  
7.1.6  **The D-Latch** ................................................................................................. 209  
7.1.7  **The D-Flip-Flop** .......................................................................................... 211

7.2  **Sequential Logic Timing Considerations** ......................................................... 214

7.3  **Common Circuits Based on Sequential Storage Devices** ............................. 216  
7.3.2  **Ripple Counter** ............................................................................................ 217  
7.3.3  **Switch Debouncing** ..................................................................................... 217  
7.3.4  **Shift Registers** ............................................................................................. 221

7.4  **Finite State Machines** ...................................................................................... 223  
7.4.4  **FSM Design Examples** ................................................................................ 233

7.5  **Counters** .......................................................................................................... 241  
7.5.2  **2-Bit Binary Up/Down Counter** .................................................................... 242  
7.5.3  **2-Bit Gray Code Up Counter** ....................................................................... 245

7.6  **Finite State Machine’s Reset Condition** ......................................................... 254

7.7  **Sequential Logic Analysis** ................................................................................. 255  
7.7.1  **Finding the State Equations and Output Logic Expressions of a FSM** ...... 255
7.7.2 Finding the State Transition Table of a FSM ......................................................... 256
7.7.3 Finding the State Diagram of a FSM ................................................................. 257
7.7.4 Determining the Maximum Clock Frequency of a FSM ........................................ 258

8: VERILOG (PART 2) ................................................................................................. 271

8.1 PROCEDURAL ASSIGNMENT .................................................................................. 271
8.1.1 Procedural Blocks .................................................................................................. 271
8.1.2 Procedural Statements .......................................................................................... 274
8.1.3 Statement Groups .................................................................................................. 279
8.1.4 Local Variables ...................................................................................................... 279

8.2 CONDITIONAL PROGRAMMING CONSTRUCTS ..................................................... 280
8.2.1 if-else Statements .................................................................................................. 280
8.2.2 case Statements ...................................................................................................... 281
8.2.3 casez and casex Statements ................................................................................. 283
8.2.4 forever Loops .......................................................................................................... 283
8.2.5 while Loops ............................................................................................................. 283
8.2.6 repeat Loops ............................................................................................................ 284
8.2.7 for Loops .................................................................................................................. 284
8.2.8 disable ..................................................................................................................... 285

8.3 SYSTEM TASKS ....................................................................................................... 286
8.3.1 Text Output .............................................................................................................. 286
8.3.2 File Input/Output .................................................................................................... 287
8.3.3 Simulation Control and Monitoring ........................................................................ 289

8.4 TEST BENCHES ....................................................................................................... 290
8.4.1 Common Stimulus Generation Techniques .......................................................... 291
8.4.2 Printing Results to the Simulator Transcript ....................................................... 292
8.4.3 Automatic Result Checking .................................................................................. 293
8.4.4 Using Loops to Generate Stimulus ....................................................................... 295
8.4.5 Using External Files in Test Benches ...................................................................... 296

9: BEHAVIORAL MODELING OF SEQUENTIAL LOGIC ........................................... 303

9.1 MODELING SEQUENTIAL STORAGE DEVICES IN VERILOG ......................... 303
9.1.1 D-Latch ................................................................................................................. 303
9.1.2 D-Flip-Flop ............................................................................................................. 304
9.1.3 D-Flip-Flop with Asynchronous Reset .................................................................. 304
9.1.4 D-Flip-Flop with Asynchronous Reset and Preset ............................................. 305
9.1.5 D-Flip-Flop with Synchronous Enable ............................................................. 306

9.2 MODELING FINITE STATE MACHINES IN VERILOG ........................................... 307
9.2.1 Modeling the States ............................................................................................... 309
9.2.2 The State Memory Block ....................................................................................... 309
9.2.3 The Next State Logic Block ................................................................................... 309
9.2.4 The Output Logic Block ....................................................................................... 310
9.2.5 Changing the State Encoding Approach ............................................................. 312

9.3 FSM DESIGN EXAMPLES IN VERILOG ................................................................. 313
9.3.1 Serial Bit Sequence Detector in Verilog .............................................................. 313
9.3.2 Vending Machine Controller in Verilog .............................................................. 315
9.3.3 2-Bit, Binary Up/Down Counter in Verilog ......................................................... 317
# 12: ARITHMETIC CIRCUITS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>12.1 Addition</td>
<td>373</td>
</tr>
<tr>
<td>12.1.1 Half Adders</td>
<td>373</td>
</tr>
<tr>
<td>12.1.2 Full Adders</td>
<td>374</td>
</tr>
<tr>
<td>12.1.3 Ripple Carry Adder (RCA)</td>
<td>376</td>
</tr>
<tr>
<td>12.1.4 Carry Look Ahead Adder (CLA)</td>
<td>378</td>
</tr>
<tr>
<td>12.1.5 Adders in Verilog</td>
<td>381</td>
</tr>
<tr>
<td>12.2 Subtraction</td>
<td>386</td>
</tr>
<tr>
<td>12.3 Multiplication</td>
<td>389</td>
</tr>
<tr>
<td>12.3.1 Unsigned Multiplication</td>
<td>389</td>
</tr>
<tr>
<td>12.3.2 A Simple Circuit to Multiply by Powers of Two</td>
<td>392</td>
</tr>
<tr>
<td>12.3.3 Signed Multiplication</td>
<td>393</td>
</tr>
<tr>
<td>12.4 Division</td>
<td>395</td>
</tr>
<tr>
<td>12.4.1 Unsigned Division</td>
<td>395</td>
</tr>
<tr>
<td>12.4.2 A Simple Circuit to Divide by Powers of Two</td>
<td>398</td>
</tr>
<tr>
<td>12.4.3 Signed Division</td>
<td>399</td>
</tr>
</tbody>
</table>

# 13: COMPUTER SYSTEM DESIGN

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>13.1 Computer Hardware</td>
<td>403</td>
</tr>
<tr>
<td>13.1.1 Program Memory</td>
<td>404</td>
</tr>
<tr>
<td>13.1.2 Data Memory</td>
<td>404</td>
</tr>
<tr>
<td>13.1.3 Input/Output Ports</td>
<td>404</td>
</tr>
<tr>
<td>13.1.4 Central Processing Unit</td>
<td>405</td>
</tr>
<tr>
<td>13.1.5 A Memory Mapped System</td>
<td>406</td>
</tr>
<tr>
<td>13.2 Computer Software</td>
<td>408</td>
</tr>
<tr>
<td>13.2.1 Opcodes and Operands</td>
<td>409</td>
</tr>
<tr>
<td>13.2.2 Addressing Modes</td>
<td>409</td>
</tr>
<tr>
<td>13.2.3 Classes of Instructions</td>
<td>410</td>
</tr>
<tr>
<td>13.3 Computer Implementation – An 8-Bit Computer Example</td>
<td>417</td>
</tr>
<tr>
<td>13.3.1 Top Level Block Diagram</td>
<td>417</td>
</tr>
<tr>
<td>13.3.2 Instruction Set Design</td>
<td>418</td>
</tr>
<tr>
<td>13.3.3 Memory System Implementation</td>
<td>419</td>
</tr>
<tr>
<td>13.3.4 CPU Implementation</td>
<td>423</td>
</tr>
<tr>
<td>13.4 Architecture Considerations</td>
<td>444</td>
</tr>
<tr>
<td>13.4.1 Von Neumann Architecture</td>
<td>444</td>
</tr>
<tr>
<td>13.4.2 Harvard Architecture</td>
<td>444</td>
</tr>
</tbody>
</table>

## APPENDIX A: LIST OF WORKED EXAMPLES

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>APPENDIX A: LIST OF WORKED EXAMPLES</td>
<td>449</td>
</tr>
</tbody>
</table>

## INDEX

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>INDEX</td>
<td>455</td>
</tr>
</tbody>
</table>