Quick Start Guide to VHDL

Brock J. LaMeres
QUICK START GUIDE TO VHDL
Preface

The classical digital design approach (i.e., manual synthesis and minimization of logic) quickly becomes impractical as systems become more complex. This is the motivation for the modern digital design flow, which uses hardware description languages (HDL) and computer-aided synthesis/minimization to create the final circuitry. The purpose of this book is to provide a quick start guide to the VHDL language, which is one of the two most common languages used to describe logic in the modern digital design flow. This book is intended for anyone that has already learned the classical digital design approach and is ready to begin learning HDL-based design. This book is also suitable for practicing engineers that already know VHDL and need quick reference for syntax and examples of common circuits. This book assumes that the reader already understands digital logic (i.e., binary numbers, combinational and sequential logic design, finite state machines, memory, and binary arithmetic basics).

Since this book is designed to accommodate a designer that is new to VHDL, the language is presented in a manner that builds foundational knowledge first before moving into more complex topics. As such, Chaps. 1–5 only present functionality built into the VHDL standard package. Only after a comprehensive explanation of the most commonly used packages from the IEEE library is presented in Chap. 7, are examples presented that use data types from the widely adopted STD_LOGIC_1164 package. For a reader that is using the book as a reference guide, it may be more practical to pull examples from Chaps. 7–12 as they use the types std_logic and std_logic_vector. For a VHDL novice, understanding the history and fundamentals of the VHDL base release will help form a comprehensive understanding of the language; thus it is recommended that the early chapters are covered in the sequence they are written.

Bozeman, MT, USA

Brock J. LaMeres

lameres@montana.edu
Acknowledgments

For Alexis. The world is a better place because you are in it.
# Contents

1: THE MODERN DIGITAL DESIGN FLOW ............................................................. 1
   1.1 HISTORY OF HARDWARE DESCRIPTION LANGUAGES ................................. 1
   1.2 HDL ABSTRACTION .................................................................................. 4
   1.3 THE MODERN DIGITAL DESIGN FLOW ......................................................... 8

2: VHDL CONSTRUCTS .......................................................................................... 13
   2.1 DATA TYPES .............................................................................................. 13
       2.1.1 Enumerated Types ............................................................................. 13
       2.1.2 Range Types ..................................................................................... 14
       2.1.3 Physical Types .................................................................................. 14
       2.1.4 Vector Types ..................................................................................... 14
       2.1.5 User-Defined Enumerated Types ..................................................... 15
       2.1.6 Array Type ....................................................................................... 15
       2.1.7 Subtypes .......................................................................................... 15
   2.2 VHDL MODEL CONSTRUCTION .................................................................. 16
       2.2.1 Libraries and Packages ...................................................................... 16
       2.2.2 The Entity .......................................................................................... 17
       2.2.3 The Architecture .............................................................................. 17

3: MODELING CONCURRENT FUNCTIONALITY .............................................. 21
   3.1 VHDL OPERATORS ..................................................................................... 21
       3.1.1 Assignment Operator ........................................................................ 21
       3.1.2 Logical Operators ............................................................................. 22
       3.1.3 Numerical Operators ......................................................................... 23
       3.1.4 Relational Operators ......................................................................... 23
       3.1.5 Shift Operators .................................................................................. 23
       3.1.6 Concatenation Operator ..................................................................... 24
   3.2 CONCURRENT SIGNAL ASSIGNMENTS WITH LOGICAL OPERATORS .......... 24
       3.2.1 Logical Operator Example: SOP Circuit .......................................... 25
       3.2.2 Logical Operator Example: One-Hot Decoder .................................. 26
       3.2.3 Logical Operator Example: 7-Segment Display Decoder .................... 27
       3.2.4 Logical Operator Example: One-Hot Encoder .................................... 29
       3.2.5 Logical Operator Example: Multiplexer ............................................. 31
       3.2.6 Logical Operator Example: Demultiplexer ........................................ 32
   3.3 CONDITIONAL SIGNAL ASSIGNMENTS ................................................... 34
       3.3.1 Conditional Signal Assignment Example: SOP Circuit ..................... 34
       3.3.2 Conditional Signal Assignment Example: One-Hot Decoder ............... 35
       3.3.3 Conditional Signal Assignment Example: 7-Segment Display Decoder ... 36
       3.3.4 Conditional Signal Assignment Example: One-Hot Encoder ................ 37
       3.3.5 Conditional Signal Assignment Example: Multiplexer ....................... 38
       3.3.6 Conditional Signal Assignment Example: Demultiplexer ................... 39