

Position Sensitive Radiation Detector Integrated with an FPGA for Radiation Tolerant Computing



Brock J. LaMeres¹, Robert Ray Jr.², Todd Kaiser¹, Eric Gowens¹, Todd Buerkle¹, Jeff Price¹, Kevin Helsley¹, and Brian Peterson¹

¹Electrical & Computer Engineering Department
Montana State University, Bozeman, MT

²NASA Marshall Space Flight Center
Huntsville, AL

Abstract

A position sensitive radiation sensor was modeled, developed and fabricated then interfaced with a field programmable gate array (FPGA) to create a radiation hardened computing platform. The system exploits environmental information from the sensor in order to determine regions within the FPGA that may have been affected by radiation. The spatial radiation sensor provides the computer system with the location of radiation strikes. This information is used by the computer system to avoid and repair effected circuits on the programmable fabric. By giving the recovery circuitry insight into the location where a fault may have occurred, the latency between detection of a fault and repair can be reduced. This provides an additional level of reliability by more efficiently detecting and correcting faults in SRAM-based FPGAs faults compared to the traditional voting and sequential search approaches.

Sensing Element

A 12x12, XY strip detector configuration is used on top of a PN sensing element.




Fig 3. Cross-section, top, and bottom view of sensor.

Spatial Radiation Sensor Design

FEA Simulations of electron/hole Generation

COMSOL FEA simulation of electron/hole generation for a particle striking the sensor.




Fig 4. Electron/hole pair generation at t=0 (left), t=30ns (middle-left), t=100ns (middle-right), and t=200ns (right)

Simulated Output Pulse

COMSOL simulation of transient pulses due to electrons and holes




Fig 5. Transient Pulse Generated by electron (blue) and holes (red)

Many-Core Computer System

A 4x4 array of soft processors are implemented on an FPGA. At any given time, three processors run in triple modulo redundancy. If the sensor detects a potential fault in a processor, it is replaced with a spare processor and normal operation resumes. The damaged processor is then replaced in the background using partial reconfiguration of the configuration SRAM. The system was prototyped using a *picoBlaze* soft processor implemented on a Xilinx Virtex-5 LX110 FPGA.




Fig 1. Block Diagram of 16-Processor System.




Fig 2. FPGA floor plan showing the resources used by each of the reconfigurable tiles.

Sensor Fab & Characterization

A 12x12 channel, 15mm X 15mm sensor was fabricated at the Montana Microfabrication Facility at MSU. The sensor was tested using both 5mW HeNe and 1064nm lasers.




Fig 6. Prototype sensor attached to package PCB.




Fig 7. Lab setup for testing

TABLE 1. CURRENT FROM 5mW HeNe LASER

Observation Channel	Target Channel											
	1	2	3	4	5	6	7	8	9	10	11	12
1	41	39	-	35	31	30	30	28	25	24	22	19
2	37	43	-	38	33	32	32	29	27	25	23	19
3	-	-	-	-	-	-	-	-	-	-	-	-
4	33	36	-	40	36	34	34	31	28	26	24	20
5	29	31	-	36	33	33	33	32	29	27	25	20
6	24	28	-	33	31	31	31	30	28	26	24	21
7	23	25	-	29	31	31	31	30	27	25	23	22
8	19	22	-	24	27	29	30	31	30	28	26	23
9	16	18	-	22	23	23	24	24	24	23	22	24
10	14	15	-	19	20	21	22	23	23	22	21	22
11	12	13	-	15	17	18	20	24	26	28	34	28
12	11	12	-	9	15	16	19	21	23	27	30	31

TABLE 2. VOLTAGE FROM 5mW HeNe LASER

Observation Channel	Target Channel											
	1	2	3	4	5	6	7	8	9	10	11	12
1	108	142	-	127	113	109	103	104	94	95	84	70
2	103	132	-	126	116	113	113	108	98	99	86	72
3	-	-	-	-	-	-	-	-	-	-	-	-
4	104	124	-	100	110	113	111	114	103	97	80	73
5	103	113	-	112	108	117	117	118	107	100	82	76
6	93	105	-	119	117	120	115	124	111	103	85	78
7	82	90	-	106	112	116	116	124	110	100	80	82
8	72	78	-	84	99	105	114	108	117	116	103	81
9	62	68	-	81	86	82	109	112	112	119	108	83
10	52	57	-	71	74	79	84	105	110	104	114	87
11	44	48	-	60	63	68	82	89	91	116	111	114
12	40	44	-	54	57	61	67	72	78	84	100	110




Fig 8. Channel responses when striking channel 8

System Integration & Test

An amplifier board was created to take the low energy signals from the sensor and convert them into full swing digital signals that could be read by the FPGA. A GUI was created to monitor the information coming out of the sensor as seen by the FPGA. This corresponds to the locations of the processors that are being faulted and need to be relocated and repaired.




Fig 9. Amplifier circuit for pulse processing.



Fig 10. Amplifier Board containing 24 channels.




Fig 11. GUI showing location of radiation strikes (red)



Fig 13. Entire System with FPGA (left), Sensor & Amp board (right) and clamping diode box (middle)