

¹Electrical & Computer Engineering Department Montana State University, Bozeman, MT

Abstract

A position sensitive radiation sensor was modeled, developed and fabricated then interfaced with a field programmable gate array (FPGA) to create a radiation hardened computing platform. The system exploits environmental information from the sensor in order to determine regions within the FPGA that may have been affected by radiation. The spatial radiation sensor provides the computer system with the location of radiation strikes. This information is used by the computer system to avoid and repair effected circuits on the programmable fabric. By giving the recovery circuitry insight into the location where a fault may have occurred, the latency between detection of a fault and repair can be reduced. This provides an additional level of reliability by more efficiently detecting and correcting faults in SRAM-based FPGAs faults compared to the traditional voting and sequential search approaches.

Many-Core Computer System

A 4x4 array of soft processors are implemented on an FPGA. At any given time, three processors run in triple modulo redundancy. If the sensor detects a potential fault in a processor, it is replaced with a spare processor and normal operation resumes. The damaged processor is then replaced in the background using partial reconfiguration of the configuration SRAM. The system was prototyped using a *picoBlaze* soft processor implemented on a Xilinx Virtex-5 LX110 FPGA.




Fig 1. Block Diagram of **16-Processor System.**





Fig 2. FPGA floor plan showing the resources used by each of the reconfigurable tiles.

Position Sensitive Radiation Detector Integrated with an FPGA for Radiation Tolerant Computing

Brock J. LaMeres¹, Robert Ray Jr²., Todd Kaiser¹, Eric Gowens¹, Todd Buerkle¹, Jeff Price¹, Kevin Helsley¹, and Brian Peterson¹

²NASA Marshall Space Flight Center Huntsville, AL



Sensor Fab & Characterization

A 12x12 channel, 15mm X 15mm sensor was fabricated at the Montana Microfabrication Facility at MSU. The sensor was tested using both 5mW HeNe and 1064nm lasers.




Fig 6. Prototype sensor attached to package PCB.



Fig 7. Lab setup for testing

	l (uA)		Target Channel											
			1	2	3	4	5	6	7	8	9	10	11	12
	Observation Channel	1	41	39	-	35	31	30	30	28	25	24	22	19
		2	37	43	•	38	33	32	32	29	27	25	23	19
		3	-	-	1	-	-	-	-	-	-	-	-	-
		4	32	35	-	40	36	34	34	31	28	26	24	20
		5	29	31	•	36	39	35	35	32	29	27	25	20
		6	26	28	•	33	35	36	37	34	30	28	26	21
		7	23	25	-	29	31	33	38	37	32	29	27	22
		8	19	22	-	26	27	29	35	41	34	32	28	23
		9	16	18	-	22	23	25	30	34	34	35	29	24
		10	14	15	-	19	20	21	26	29	30	40	32	27
		11	12	13	-	11	17	18	22	24	26	32	34	29
		12	11	12	-	9	15	16	19	21	23	27	30	31





Fig 8. Channel responses when striking channel 8



System Integration & Test

An amplifier board was created to take the low energy signals from the sensor and convert them into full swing digital signals that could be read by the FPGA. A GUI was created to monitor the information coming out of the sensor as seen by the FPGA. This corresponds to the locations of the processors that are being faulted and need to be relocated and repaired.




Fig 9. Amplifier circuit for pulse processing.



Fig 10. Amplifier Board containing 24 channels.

Fig 13. Entire System with FPGA (left), Sensor & Amp board (right) and clamping diode box (middle)

This work was supported by NASA EPSCoR grant #NNX10AN32A.



