

Power Efficiency Benchmarking of a Partially Reconfigurable, Many-Tile System Implemented on a Xilinx Virtex-6 FPGA Raymond J. Weber, Justin A. Hogan, Brock J. LaMeres Electrical and Computer Engineering, Montana State University, Bozeman, MT, USA

Abstract

Field Programmable Gate Arrays are an attractive platform for reconfigurable

Introduction



- called "tiles"
- or as a hardware accelerator core, using active partial reconfiguration
- cores for higher performance over soft processors
- metric

Research Timeline





2012



etstone and LINPACK normalized to a system clock of 1MH			
FPGA Tile Configuration			
Single Core	Single Core with Floating Point		
	Hardware Accelerator		
l DMIPS/MHz	n/a		
KFLOPS/MHz	n/a		
KFLOPS/MHz	n/a		
KFLOPS/MHz	15.8 KFLOPS/MHz		

eed Up Over 1	Power	Power Increase	
Core	Consumption	Over 1 Core	
-	610mW	-	
202%	618mW	1.3%	
300%	626mW	2.6%	
405%	634mW	3.9%	
501%	642mW	5.2%	