


EELE408 Photovoltaics Lecture 02: Silicon Processing


Dr. Todd J. Kaiser
tjkaiser@ece.montana.edu

Department of Electrical and Computer Engineering
Montana State University - Bozeman





The Fabrication Process

- Thermally Activated Processes
 - Diffusion
 - Dopes the silicon to make it more conductive
 - $2B_2O_3 + 3Si \rightarrow 4B + 3SiO_2$
 - $2P_2O_5 + 5Si \rightarrow 4P + 5SiO_2$
 - Oxidation
 - Forms a glass insulating layer that can be used as a masking layer
- Photolithography
 - Transfers pattern to layers
 - Photoresist
 - Mask Alignment
 - Development
- Etching
 - Removes material that is not protected by masking layer
- Physical Vapor Deposition (PVD)
 - Deposits a thin layer of metal





Thermally Activated Processes

- Thermal energy required to initiate process.
- Diffusion
 - Interstitial impurity atoms move in lattice






Thermally Activated Process





Diffusion


- Movement of particles from high concentration to low concentration
- Mass transport within solids by step-wise atomic motion
- Thermal energy drives reaction

Vacancy Diffusion



- Requires vacancies (defects)
- Rate a function of the number of defects present



Interstitial Diffusion

- More rapid than vacancy diffusion
- More empty interstitial positions than vacancies

7

Diffusion Model

Process where particles tend to spread out or redistribute due to random thermal motion from high concentration to low concentration

Ex: spill a beer and eventually the whole room smells like a brewery
Or perfume

1-D system particles have an equally chance of jumping left or right due to thermal energy, if hit a wall bounce back to original bin

8

Diffusion – (doping Si)

- Activation energy-energy required to get over potential barrier (change location)

$$D = D_0 \exp\left(-\frac{E_A}{kT}\right)$$
 Arrhenius Rate Equation

- How far does the impurity move- root mean displacement

$$L = \sqrt{2[D(T)t]_{total}}$$

$$L = \sqrt{2\left(\sum_i D_i t_i\right)}$$

9

Silicon Oxide

(SiO₄)⁴⁻ tetrahedron

Silicon and four closest oxygen atoms

10

Quartz vs fused silica

Crystalline Quartz

Amorphous fused silica

11

Thermal Oxidation of Silicon

Ambient	Dry O ₂	Wet H ₂ O
	$Si + O_2 \rightarrow SiO_2$	$Si + 2H_2O \rightarrow SiO_2 + 2H_2$
SiO ₂		
Silicon		

Reaction at interface

Which method gives the better quality insulator Wet or Dry oxidation? Why?
Which method is faster? Why?

12

MONTANA STATE UNIVERSITY | College of Engineering

Dry oxidation slower (larger molecules) but better quality of oxide. Wet oxidation faster but quality suffers due to the diffusion of the hydrogen gas out of the film. This creates paths that electrons can follow.

13

MONTANA STATE UNIVERSITY | College of Engineering

Silicon Consumed in Oxidation

Oxide grows at the silicon-oxide interface. Oxygen or water vapor must diffuse through the oxide to reach the interface. This limits the practical thickness that can be grown. The resulting oxide expands out of the surface, which creates high compressive stress.

14

MONTANA STATE UNIVERSITY | College of Engineering

Thermal Oxidation of Silicon

- Silicon oxidizes on exposure to oxygen
 - "Dry": $\text{Si} + \text{O}_2 \rightarrow \text{SiO}_2$
 - "Wet": $\text{Si} + 2\text{H}_2\text{O} \rightarrow \text{SiO}_2 + 2\text{H}_2$
- Room temperature in air creates "Native Oxide"
 - Very Thin - ~1nm - poor insulator, but can impede surface processing of Si
- Dry Oxide: 900-1200°C in O_2
 - Thin 0.05-0.5µm : Excellent insulator: gate oxides
- Wet Oxide: 900-1200°C in H_2O
 - Thick <2.5µm : Good Insulator: field oxides, Masking

15

MONTANA STATE UNIVERSITY | College of Engineering

Color Chart

16

MONTANA STATE UNIVERSITY | College of Engineering

Flow of Wafer in Fabrication

17

MONTANA STATE UNIVERSITY | College of Engineering

Lithography

- Lithography is the basic technique to define and transfer patterns in most microfabrication procedures
- Photolithography uses UV light through a mask onto a photosensitive organic (photoresist, PR)
- Positive resist → exposed resist is removed in developer → "What shows goes" (image of mask)
 - Shipley 1813
- Negative resist → UV light cross-links polymer and developer rinses away non-cross-linked chains → exposed remains (negative of mask)
- PR protects region for the next process step

18

Positive Resist vs Negative Resist

Mask

UV light

Photoresist Thin Film

Substrate

Positive Resist

Image of Mask

Remove Exposed Film

Negative Resist

"Negative" of Mask

19

Exposure/Developing

Correct exposure and development

Under exposed (strip PR and start again)

Under developed (continue developing)

Over developed (strip PR and start again)

Positive or Negative?

20

Thin Film Etching

Patterned Photoresist on a thin film

Anisotropic etching

Isotropic etching

21

Pattern Thin Film

- 1) Deposit Film
- 2) Apply Photoresist
- 3) Expose Photoresist
- 4) Develop Photoresist
- 5) Transfer Pattern

Thin Film

Substrate

Photoresist

UV Light

Mask

Positive or Negative?

22

Apply Photoresist

- Open top cover to access vacuum chuck.
- Make sure 4" chuck is in place
- Place wafer on vacuum chuck. Use the centering tool to make sure the wafer is in the center. It is important to make sure the flats aren't used in the centering process.
- Close cover.
- Press **RUN** then **9** then **Start** to start program 9. Record rate and time
- Watch to make sure the wafer doesn't wobble when it does the test spin.
- If the wafer doesn't wobble then press **Start** again.
- Watch the timer on the spinner when it dispenses the PR you may have to hold down the plunger.
- Once it is dispensed close the door to the fume hood.

23

Prebake

- Press **Option, Start, Run, 9**
- Place wafer on hot plate and push to the pins on the hot plate.
- Wait for the vacuum on the hot plate to initiate the process
- Watch counter
- Take the wafer off as soon as the counter reaches zero.

24


ABM Contact Aligner



25

Alignment position

- Groups of alignment marks should be placed near the perimeter of the mask sets




- Makes rotational alignment easier
- Alignment is iterative process x-y then theta, x-y then theta...

26

Exposure

- Turn on vacuum pump.
- Put mask on the mask holder and turn on the vacuum. (Insert mask with chrome side down)
- Raise the wafer stage (switch on the right)
- Load wafer onto vacuum chuck. Turn on vacuum chuck. Beware of flat position
- Lower stage.
- Raise wafer until it comes in contact with the mask. You will feel the micrometer knob slip.



27

Aligner Mask Holder


- Lower wafer 100 μm
- Calculate the exposure time
- Auto expose. Don't look at the light.
- Remove mask and wafer.
- Leave the machine on.



28

Aligner controls

- UV intensity: 30 mW/cm^2
- Set exposure time (~4.5 sec)
- Exposure dose 135 mJ/cm^2
- Vacuum controls
- Nitrogen flow



29


Development

- PR comes with corresponding developer.
- Typically a KOH dissolved in water that reacts with PR to form amines and metallic salts
- Very temperature sensitive chemical reaction, therefore need to monitor or set temperature.
- After development a hard bake is used to further set the PR and drive off absorbed water and solvent.

30

Develop


- MF 319 or AZ726
- Pour developer into crystallization dish
- Time the development
- Record time and developer concentration
- Rinse and inspect
- If PR is not entirely removed in exposed areas, return to developer
- Record additional time



31

Postbake

- If patterns are well defined post bake
- This drives off the remaining solvent
- Record time and temperature



32


Wet Etching Silicon Dioxide

- HF supplied by vendor is 49%
 - Etch rate too fast
- $SiO_2 + 6HF \rightarrow H_2SiF_6 + 2H_2O$
- Reaction consumes HF → rate will be function of time
- Buffering agent added to maintain HF concentration
 - Ammonium Fluoride: NH_4F
- 6:1 Buffered Oxide Etch
 - 6:1 → $NH_4F:HF$ (40%:49%)

33

Etch Rate

- The rate at which the material is removed




$$\text{etch rate} = \frac{\Delta T}{\Delta t} = \frac{\text{change in thickness}}{\text{change in time}}$$

34

Etch Oxide (HF solution)


- BOE 6:1
- Etch rate 900nm/min
- Calculate required time for your oxide thickness
- Approx. 5-6 minutes
- Rinse and dry
- It is better to over etch at this step than under etch.
- Record time and concentration used



35

Solvent Clean

- Acetone-Red
- Isopropyl Alcohol-Blue
- Methanol -Green
- DI water
- Dry with nitrogen gun
- Store wafer in dry box



36

Anisotropic Wet Etch

37

Mechanism of Wet Silicon Etches

- Injection of holes into silicon to form Si^+
- Attachment of OH^- to the Si^+
- Reaction of hydrated Si with complexing agent in solution
- Dissolution of reacting products into solution

$$\text{Si} + 2\text{OH}^- + 4\text{h}^+ \Rightarrow \text{Si}(\text{OH})_2^{2+}$$

$$4\text{H}_2\text{O} + 4\text{e}^- \Rightarrow 4\text{OH}^- + 2\text{H}_2$$

$$\text{Si}(\text{OH})_2^{2+} + 4\text{OH}^- \Rightarrow \text{SiO}_2(\text{OH})_2^{2-} + 2\text{H}_2\text{O}$$

$$\text{Si} + 2\text{OH}^- + 2\text{H}_2\text{O} \Rightarrow \text{SiO}_2(\text{OH})_2^{2-} + 2\text{H}_2 \text{ (Hydrogen gas bubbles)}$$

38

Why crystal Selectivity in Si

Si atoms on (100) plane have 2 dangling bonds/surface atom, OH^- reduces strength of backbonds

Si atoms on (111) plane have 1 dangling bonds/surface atom, breaking the three backbonds is the rate limiting step

39

3 Basics Steps of Evaporation

- Atoms from a solid are vaporized
- Vaporized atoms are transported through a reduced pressure region
- Atoms condense on a solid surface to form a thin film

40

Our Physical Vapor Deposition (PVD)

Above: Schematic of Modu-Lab thermal PVD

41




PVD: Loading the Wafers

Upper Left: Aluminum evaporation sample loaded into Filament
Upper Right: Loading a wafer into Wafer Holder



Upper Left: Close-up of a spring clip
Upper Right: Fully-loaded Wafer Holder

42


PVD: Mounting the Filament

Upper Left: Replacing loaded Filament into screw clamps
Upper Right: Close-up of ridges on screw clamps






Upper Left: Replacing Filament Shield
Upper Right: Replacing loaded Wafer Holder




43

PVD: Images of the filament





Above: Aluminum sample begins to melt at DFC = 60%





Above: Aluminum sample evaporates at DFC = 160%

- Filament cooler where molten aluminum is still present
- Fully evaporated aluminum will have a uniform filament color




44

PVD: Unloading





Upper Right: Chamber is equalized and door is easily opened
Upper Left: Unloaded wafer with evaporated aluminum film



Above: Spring clip mark on edge of wafer
If this mark is not visible, evaporation may not have taken place. Thin film can be characterized with conductivity measurements or profilometer data


- Aluminum will produce a mirror-like surface on the silicon
- Shadowed where spring clip held the wafer




Montana State University

45

Wet Etching Aluminum



- Phosphoric-Acetic-Nitric Acids (PAN etch)
 - 16:1:1:2 → $H_3PO_4:CH_3COOH:HNO_3:H_2O$
 - Heated to 35-45°C
 - 350Å/minute
- Nitric oxidizes Al → Al_2O_3
- Phosphoric dissolves alumina
- By product hydrogen gas
 - Do under fume hood
 - Gas bubbles can micro-mask



46