


EELE408 Photovoltaics

Lecture 14: Solar Cell Design 2

Dr. Todd J. Kaiser
 tjkaiser@ece.montana.edu

Department of Electrical and Computer Engineering
 Montana State University - Bozeman




Minimize Parasitic Resistive Losses

- Both shunt and series resistance losses decrease fill factor and efficiency
- Low shunt resistance is a processing defect rather than a design parameter
- Series resistance controlled by the top contact design and emitter resistance needs to be carefully designed





Top Contacts

- Metallic top contacts are necessary to collect the current generated by the solar cell
- **Bus Bars** are connected directly to the external leads
- **Fingers** are finer areas of metal that collect the current and delivers it to the bus bars
- Trade-off between resistive losses and reflection losses



Resistive components and current flows in a solar cell



Base Resistance

- Generated current flows perpendicular to surface from the bulk, then laterally in the emitter
- Resistance is assumed isotropic
- Bulk Resistance:

$$R_b = \frac{\rho_b w}{A}$$

ρ_b = Bulk Resistivity (0.5 - 5 Ω -cm)
 w = Width of Bulk Region
 A = Area of Solar Cell


Sheet Resistivity

$$R = \frac{\rho L}{A} = \frac{\rho L}{t(w)} = \frac{\rho}{t} \left(\frac{L}{w} \right)$$

Number of "Squares"

$$\rho_s = \frac{\rho}{t} \quad (\text{Ohms / Square})$$

ρ_s = Sheet Resistivity
 ρ = Resistivity of the layer
 t = Thickness of the layer



Non-uniform Films

$$\rho_s = \frac{1}{\int_0^t \rho(x) dx} \Rightarrow \frac{1}{\int_0^t q\mu N(x) dx}$$

Typically a gaussian function

Net Dopant concentration

n-type region

p-type region

Distance from surface

7

4-point Probe

$$\rho = 2\pi s \frac{V}{I} \quad (t \gg s)$$

$$\rho = \frac{\pi t V}{\ln 2 I} \quad (s \gg t)$$

$$\rho_s = \frac{\rho}{t} = \frac{\pi V}{\ln 2 I} = 4.53 \frac{V}{I}$$

The typical sheet resistivity for the emitter in silicon solar cells is 30-100 Ω/\square

8

Emitter Resistance

- The emitter resistance can be calculated as a function of the finger spacing in the top contact
- The path length of the current flow is not constant
 - Shortest near the finger
 - Longest at the midpoint between fingers

9

Idealized Current Flow

Current increases linearly with y

10

Calculation

$$dP_{loss} = I^2 dR$$

$$dR = \frac{\rho_s}{b} dy$$

$$I(y) = Jby$$

$$P_{loss} = \int_0^{s/2} (Jby)^2 \frac{\rho_s}{b} dy$$

$$= \frac{J^2 b \rho_s s^3}{24}$$

$$P_{loss} = \frac{J^2 b \rho_s s^3}{24}$$

$$= \frac{(0.3)^2 (10) (100) (2)^3}{24}$$

$$= 0.0003(W) = 0.3(mW)$$

11

Fractional Power Loss

$$P_{GenMax} = J_{mp} b \frac{s}{2} V_{mp}$$

$$P_{\%lost} = \frac{P_{loss}}{P_{GenMax}} = \frac{J_{mp}^2 b \rho_s s^3}{24 J_{mp} b \frac{s}{2} V_{mp}} = \frac{\rho_s s^2 J_{mp}}{12 V_{mp}}$$

For a lateral resistance loss of less than 4%

$$4\% = \frac{\rho_s s^2 J_{mp}}{12 V_{mp}} = \frac{(40\Omega/sq)(s^2)(30mA/cm^2)}{12(0.45V)} \Rightarrow s \leq .42cm$$

12

Contact Resistance

- Occur at the interface between the silicon and the metal
- Heavily doped to reduce contact resistance
- Trade off with efficiency
- Excess phosphorus at the surface creates a dead layer where photogenerated carriers have little chance of being collected → poor blue response

13

Contact Doping

Metal Contact

N⁺

N type emitter

Heavy doped under contact to minimize contact resistance

14

Metal Grid Pattern

- Minimize losses associated with the top contact
 - Resistive losses in the emitter
 - Resistive losses in the metal top contact
 - Shading losses from the metal pattern

15

Grid Pattern Emitter Resistance

- Power loss from the emitter resistance goes as the cube of the finger spacing
- A short distance between fingers is desirable for low emitter resistance

16

Grid Resistance

- Determined by:
 - The resistivity of the metal used to make the grid
 - The pattern of the metal
 - The aspect ratio of the metal
- A low resistivity and high aspect ratio are desirable but typically limited by the fabrication technology

$$\text{Aspect Ratio} = \frac{\text{height}}{\text{width}}$$

17


Shading Losses

- Caused by the presence of metal on the top surface of the solar cell that prevents light from entering the solar cell
- Determined by the transparency of the top surface
 - Fraction of the top surface covered by metal
 - Determined by the width of the metal lines and their spacing
- Practical limited by the minimum linewidth for a fabrication technology
- For identical transparency, a narrow linewidth technology can have finer lines and closer finger spacing resulting in lower emitter losses

18

Design Rules

- The optimum width of the busbar (W_B) occurs when the resistive loss in the busbar equals its shadowing loss
- A tapered busbar has lower losses than a busbar with constant width
- The smaller the unit cell, the smaller the finger width (W_F) and the smaller the finger spacing (s) the lower the loss



19

Design Compromises

- Substrate
- Cell Thickness
- Doping of Base
- Reflection Control
- Emitter Dopant
- Emitter Thickness
- Doping Level of Emitter
- Grid Pattern
- Rear Contact

20

Substrate Material

- Silicon** dominates the market
 - Piggybacks the Integrate Circuit (IC) industry
 - Abundant
 - Relatively Inexpensive
- Silicon is not optimal
 - Band gap is slightly too low
 - Indirect band gap \rightarrow low absorption coefficient
 - Overcome by light trapping
 - Difficult to grow into thin sheets

21

Cell Thickness

- Typically **100 -500 μm**
- Optimal solar cell with light trapping and very good surface passivation gives 100 μm thickness
- Usually 200-500 μm due to practical issues such as wafer durability and handling but also for surface passivation reasons



22

Doping of Base

- Typically near **1 $\Omega\text{-cm}$**
- A higher base doping leads to higher V_{OC} and lower resistance
- But high doping levels result in crystal damage





Figure 1

23

Reflection Control

- Front surface typically **textured**
- Antireflection layers can be added but significantly increase the processing cost



24

Emitter Dopant

- **N-type**
- N-type silicon has a higher surface quality than P-type silicon so it is placed at the front of the solar cell where most of the light is absorbed
- Thus the top of the cell is the negative terminal and the rear of the cell is the positive terminal

25

Emitter Thickness

- **< 1 μm**
- A large fraction of the light is absorbed close to the front surface. By making the front layer very thin, a large fraction of the carriers generated by the incoming light are created within a diffusion length of the p-n junction

26

Doping Level of Emitter

- **100 Ω/□**
- The front junction is doped to a level sufficient to conduct away the generated electricity without excessive resistive losses
- However, excessive doping levels reduces the material quality to the extent that carriers recombine before reaching the junction

27

Grid Pattern

- **Fingers 20 – 200 μm wide spaced 1-5 mm apart**
- The resistivity of the silicon is too low to efficiently conduct all the current generated, so a low resistive metal is placed on the front surface to conduct away the current
- The metal grid shades the cell from incoming light so there is a compromise between light collection and the resistance of the metal grid

28

Rear Contact


- The rear contact is much less important than the front contact since it is much further away from the junction and does not need to be transparent
- The design of the rear contact becomes more important as cells become thinner and attempts are made to increase the overall efficiency

29


Design Trade-Offs: Efficiency and Cost

- Laboratory Cells near 25% efficiency
- Commercially mass produced cells 13-14% efficiency
- Why? Lower cost techniques and designs used for commercial products


30

Laboratory Cell Features and Designs 


- Lightly phosphorus diffused emitters to minimize recombination and avoid a dead layer at the cell surface
- Closely spaced metal lines to minimize lateral emitter resistive losses
- Very fine metal lines to minimize shading
- Polished surfaces to allow top metal patterning by photolithography
- Small area devices and good metal conductivities to minimize resistive losses in the metal grid
- Low metal contact areas and heavy doping at the surface of the silicon beneath the metal contact to minimize recombination
- Elaborate metallization schemes (Ti-Pa-Ag) which give low contact resistances
- Good rear surface passivation to reduce recombination
- Use of anti-reflection coatings, which can reduce surface reflection from 30 % to well below 10%




31

Cost Inhibitive Techniques 


- Use of polished wafers
- Photolithography
- Small area devices
- Ti-Pd-Ag evaporated contacts
- Multiple layer antireflection coatings




32

Commercially Viable Requirements 


- Cheap Materials and Processes
- Simple Techniques and Processes
- High Throughput
- Large Area Devices
- Large Contact Areas
- Process Compatible with Textured Surfaces




33

Massed Produced Fabrication 


- Texturing of the surface to form pyramids
- Phosphorus diffusion of top surface
- Screen printing and firing of aluminum or Al-Ag paste to produce back surface field and rear contact
- Screen printing and firing of silver paste for front metal contact
- Edge junction isolation to destroy the conducting path between the front and rear contacts




34

Review for Test #2 on Semiconductors 


<ul style="list-style-type: none"> • Bond Model • Band Model • Doping <ul style="list-style-type: none"> – N-type – P-type • Conductivity • Resistivity • Sheet Resistivity • Energy Gaps <ul style="list-style-type: none"> – Indirect – Direct 	<ul style="list-style-type: none"> • Carrier Concentrations • Absorption of Light • Generation • Recombination • Diffusion Current • Drift Current • PN Junction <ul style="list-style-type: none"> – Charge Distribution – Electric Field – Built-in Potential
---	--



35

Review for Test #2 on Semiconductors 

<ul style="list-style-type: none"> • Photoelectric Effect • Diode I-V Curve • Photogenerated Current • Active Region • Collection Probability • Quantum Efficiency • Spectral Response • Photovoltaic Effect • Performance Factors 	<ul style="list-style-type: none"> • Short Circuit Current • Open Circuit Voltage • Solar Cell I-V Curve • Fill Factor • Efficiency • Resistance <ul style="list-style-type: none"> – Characteristic – Shunt – Series • Design Trade-offs
---	--



36

Equations



$$\begin{aligned}
 J &= \sigma E & W &= W_n + W_p = \sqrt{\left(\frac{2\varepsilon N_A}{qN_D(N_A + N_D)}\right)}(V_{bi} - V_A) + \sqrt{\left(\frac{2\varepsilon N_D}{qN_A(N_A + N_D)}\right)}(V_{bi} - V_A) \\
 \sigma &= \frac{1}{\rho} & &= \sqrt{\left(\frac{2\varepsilon(N_A + N_D)}{qN_D N_A}\right)}(V_{bi} - V_A) \\
 \sigma &= q(n\mu_n + p\mu_p) \\
 J_n &= qD_n \frac{dn}{dx} & J_p &= -qD_p \frac{dp}{dx} & n &= N_c e^{\frac{E_c - E_i}{kT}} = n_i e^{\frac{E_c - E_i}{kT}} & E_f - E_i &= kT \ln\left(\frac{n}{n_i}\right) \\
 J_{diffusion} &= J_{diffusion} & p &= N_v e^{\frac{E_i - E_v}{kT}} = n_i e^{\frac{E_i - E_v}{kT}} & E_f - E_i &= -kT \ln\left(\frac{p}{n_i}\right) \\
 J_p &= qp\mu_p E & J_n &= qn\mu_n E \\
 \frac{D_n}{\mu_n} &= \frac{kT}{q} & \frac{D_p}{\mu_p} &= \frac{kT}{q} & I &= I_0 \left[\exp\left(\frac{qV}{kT}\right) - 1 \right] - I_L & I_0 &= A \left(\frac{qD_n n_i^2}{L_n N_A} + \frac{qD_p n_i^2}{L_p N_D} \right) \\
 L_n &= \sqrt{D_n \tau_n} & L_p &= \sqrt{D_p \tau_p} & I &= I_0 \left[\exp\left(\frac{q(V - IR_s)}{kT}\right) - 1 \right] - I_L + \frac{V - IR_s}{R_{sh}} \\
 V_{bi} &= \frac{kT}{q} \ln\left(\frac{N_A N_D}{n_i^2}\right) & \eta &= \frac{P_{max}}{P_m} = \frac{V_m I_m FF}{P_{in}} & R_{sh} &= \frac{V_{oc}}{I_{sc}} = \frac{V_{oc}}{I_{sc}} & FF &= \frac{I_m V_{mp}}{I_{sc} V_{oc}}
 \end{aligned}$$

