Chunjie Duan Brock J. LaMeres Sunil P. Khatri

On and Off-Chip Crosstalk Avoidance in VLSI Design



On and Off-Chip Crosstalk Avoidance in VLSI Design

On and Off-Chip Crosstalk Avoidance in VLSI Design



Authors
Dr. Chunjie Duan
Mitsubishi Electric Research
Laboratories (MERL)
201 Broadway
Cambridge, MA 02139
USA
duan@merl.com

Dr. Sunil P. Khatri Texas A & M University Dept. Electrical & Computer Engineering 214 Zachry Engineering Center College Station, TX 77843-3128 USA sunilkhatri@tamu.edu Dr. Brock J. LaMeres
Montana State University
Dept. Electrical & Computer Engineering
533 Cobleigh Hall
Bozeman, MT 59717
USA
lameres@ece.montana.edu

ISBN 978-1-4419-0946-6 e-ISBN 978-1-4419-0947-3 DOI 10.1007/978-1-4419-0947-3 Springer New York Dordrecht Heidelberg London

Library of Congress Control Number: 2009944062

© Springer Science+Business Media, LLC 2010

All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

Printed on acid-free paper

Springer is part of Springer Science+Business Media (www.springer.com)

Preface

One of the greatest challenges in Deep Sub-Micron (DSM) design is inter-wire crosstalk, which becomes significant with shrinking feature sizes of VLSI fabrication processes and greatly limits the speed and increases the power consumption of an IC. This monograph presents approaches to avoid crosstalk in both on-chip as well as off-chip busses.

The research work presented in the first part of this monograph focuses on crosstalk avoidance with bus encoding, one of the techniques that effectively mitigates the impact of on-chip capacitive crosstalk and improves the speed and power consumption of the bus interconnect. This technique encodes data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improves the bus speed and/or energy consumption. We first derive the relationship between the inter-wire capacitive crosstalk and signal speed as well as power, and show the data pattern dependence of crosstalk. A system to classify busses based on data patterns is introduced and serves as the foundation for all the on-chip crosstalk avoidance encoding techniques. The first set of crosstalk avoidance codes (CACs) discussed are memoryless codes. These codes are generated using a fixed code-book and solely dependent on the current input data, and therefore require less complicated CODECs. We study a suite of memoryless CACs: from 3C-free to 1C-free codes, including code design details and performance analysis. We show that these codes are more efficient than conventional crosstalk avoidance techniques. We discuss several CODEC design techniques that enable the construction of modular, fast and low overhead CODECs. The second set of codes presented are memorybased CACs. Compared to memoryless codes, these codes are more area efficient. The corresponding CODEC designs are more complicated, however, since the encoding/decoding processes require the current input and the previous state. The memory-based codes discussed include a 4C-free code, which requires as little as 33% overhead with simple and fast CODEC designs. We also present two general memory-based codeword generation techniques, namely the "code-pruning"-based algorithm and the ROBDD-based algorithm. We then further extend the crosstalk avoidance to multi-valued bus interconnects. The crosstalk classification system is first generalized to multi-valued busses and two ternary crosstalk avoidance schemes are discussed. Details about the ternary driver and receiver circuit designs are also presented in the monograph.

vi Preface

Advances in VLSI design and fabrication technologies have led to a dramatic increase in the on-chip performance of integrated circuits. The transistor delay in an integrated circuit is no longer the single bottleneck to system performance as it has historically been in past decades. System performance is now also limited by the electrical parasitics of the packaging interconnect. Noise sources such as supply bounce, signal coupling, and reflections all result in reduced performance. These factors arise due to the parasitic inductance and capacitance of the packaging interconnect. While advanced packaging can aid in reducing the parasitics, the cost and time associated with the design of a new package is often not suited for the majority of VLSI designs. The second part of this monograph presents techniques to model and alleviate off-chip inductive crosstalk. This work presents techniques to model and improve performance the performance of VLSI designs without moving toward advanced packaging. A single, unified mathematical framework is presented that predicts the performance of a given package depending on the package parasitics and bus configuration used. The performance model is shown to be accurate to within 10% of analog simulator results which are much more computationally expensive. Using information about the package, a methodology is presented to select the most cost-effective bus width for a given package. In addition, techniques are presented to encode off-chip data so as to avoid the switching patterns that lead to increased noise. The reduced noise level that results from encoding the off-chip data translates into increased bus performance even after accounting for the encoder overhead. Performance improvements of up to 225% are reported using the encoding techniques. Finally, a compensation technique is presented that matches the impedance of the package interconnect to the impedance of the PCB, resulting in reduced reflected noise. The compensation technique is shown to reduce reflected noise as much as 400% for broadband frequencies up to 3 GHz. The techniques presented in this work are described in general terms so as not to limit the approach to any particular technology. At the same time, the techniques are validated using existing technologies to prove their effectiveness.

The authors would like to thank Ericsson Wireless Communications in Boulder, Colorado, Mitsubishi Electric Research Laboratories in Cambridge, Massachusetts and Agilent Technologies in Colorado Springs for funding some of the research works presented in this monograph. Agilent Technologies also provided instrumentation, EDA tools, and hardware used in the development and analysis of the off-chip crosstalk avoidance techniques in this monograph. The authors would also like to thank Xilinx Corporation for providing the FPGA devices and design methodologies necessary for prototyping the techniques in this monograph and evaluating their feasibility.

August 2009

Chunjie Duan Brock J. LaMeres Sunil P. Khatri

Acknowledgements

Dr. Duan is grateful to his parents, Derong and Xingling, and his beautiful wife, Rui for their unconditional support over the years. Without their support, research would have been a lot more painful experience than it already is.

Dr. LaMeres would like to thank his family for all of the support they have given over the years. Endless thanks for offered to his wonderful wife, JoAnn, and to his two precious daughters, Alexis and Kylie, who have given up too many nights and weekends of family time for the pursuit of research in this area. Their sacrifice will always be remembered.

Dr. Khatri would like to thank his family for their support and encouragement over the years, without which this book and many other research endeavors would simply not have been possible.

Contents

Part I		I On-Chip Crosstalk and Avoidance	
1	Int	roduction of On-Chip Crosstalk Avoidance	3
	1.1	Challenges in Deep Submicron Processes	3
	1.2		4
	1.3	Bus Encoding for Crosstalk Avoidance	9
	1.4		10
2	Pre	eliminaries to On-Chip Crosstalk	13
	2.1	Modeling of On-Chip Interconnects	13
	2.2	Crosstalk Based Bus Classification	22
	2.3	Bus Encoding for Crosstalk Avoidance	24
	2.4	Notation and Terminology	25
3	Me	emoryless Crosstalk Avoidance Codes	27
	3.1	3C-Free CACs	27
		3.1.1 Forbidden Pattern Free CAC	28
		3.1.2 Forbidden Transition Free CAC	32
		3.1.3 Circuit Implementation and Simulation Results	35
	3.2	2C-Free CACs	37
		3.2.1 Code Construction	38
		3.2.2 Code Cardinality and Area Overhead	40
		3.2.3 2C Experiments	42
	3.3	1C-Free Busses	42
		3.3.1 Bus Configurations	43
		3.3.2 Experimental Results	43
	3.4	Summary	44
4	CO	DDEC Designs for Memoryless Crosstalk Avoidance Codes	47
	4.1	Bus Partitioning Based CODEC Design Techniques	47
	4.2	Group Complement	48
		4.2.1 Proof of Correctness	50
	4.3	Bit Overlapping	51

x Contents

	4.4	FPF-CAC CODEC Design	51
		4.4.1 Fibonacci-Based Binary Numeral System	52
		4.4.2 Near-Optimal CODEC	53
		4.4.3 Optimal CODEC	57
		4.4.4 Implementation and Experimental Results	59
	4.5	FTF-CAC CODEC Design	65
		4.5.1 Mapping Scheme	65
		4.5.2 Coding Algorithm	66
		4.5.3 Implementation and Experimental Results	67
	4.6	Summary	70
5	Mer	nory-based Crosstalk Avoidance Codes	73
	5.1	A 4C-Free CAC	73
		5.1.1 A 4C-free Encoding Technique	73
		5.1.2 An Example	74
	5.2	Codeword Generation by Pruning	75
	5.3	Codeword Generation Using ROBDD	80
		5.3.1 Efficient Construction of $G_m^{kc-free}$	80
		5.3.2 An Example	82
		5.3.3 Finding the Effective kC Free Bus Width from $G_m^{kc-free}$	83
		5.3.4 Experimental Results	84
	5.4	Summary	85
		·	
6		ti-Valued Logic Crosstalk Avoidance Codes	87
	6.1	Bus Classification in Multi-Valued Busses	88
	6.2	Low Power and Crosstalk Avoiding Coding on a Ternary Bus	90
		6.2.1 Direct Binary-Ternary Mapping	90
		6.2.2 4X Ternary Code	91
		6.2.3 3X Ternary Code	93
	6.3	Circuit Implementations	94
	6.4	Experimental Results	95
	6.5	Summary	98
7	Sun	nmary of On-Chip Crosstalk Avoidance	101
Pa	rt II	Off-Chip Crosstalk and Avoidance	105
		-	
8		oduction to Off-Chip Crosstalk	107
	8.1	The Role of IC Packaging	107
	8.2	Noise Sources in Packaging	109
		8.2.1 Inductive Supply Bounce	109
		8.2.2 Inductive Signal Coupling	111
		8.2.3 Capacitive Bandwidth Limiting	113
		8.2.4 Capacitive Signal Coupling	114
		8.2.5 Impedance Discontinuities	115

Contents xi

	8.3	Performance Modeling and Proposed Techniques	117
		8.3.1 Performance Modeling	117
		8.3.2 Optimal Bus Sizing	117
		8.3.3 Bus Encoding	118
		8.3.4 Impedance Compensation	119
	8.4	Advantages Over Prior Techniques	120
		8.4.1 Performance Modeling	120
		8.4.2 Optimal Bus Sizing	121
		8.4.3 Bus Encoding	122
		8.4.4 Impedance Compensation	123
	8.5	Broader Impact of This Monograph	123
	8.6	Organization of Part II of this Monograph	124
9	Pack	age Construction and Electrical Modeling	125
	9.1	Level 1 Interconnect	125
		9.1.1 Wire Bonding	125
		9.1.2 Flip-Chip Bumping	127
	9.2	Level 2 Interconnect	129
		9.2.1 Lead Frame	129
		9.2.2 Array Pattern	130
	9.3	Modern Packages	131
		9.3.1 Quad Flat Pack with Wire Bonding	132
		9.3.2 Ball Grid Array with Wire Bonding	133
		9.3.3 Ball Grid Array with Flip-Chip Bumping	134
	9.4	Electrical Modeling	135
		9.4.1 Quad Flat Pack with Wire Bonding	135
		9.4.2 Ball Grid Array with Wire Bonding	135
		9.4.3 Ball Grid Array with Flip-Chip Bumping	136
10	Preli	minaries and Terminology	137
	10.1	Bus Construction	137
	10.2	Logic Values and Transitions	139
	10.3	Signal Coupling	140
		10.3.1 Mutual Inductive Signal Coupling	140
		10.3.2 Mutual Capacitive Signal Coupling	141
	10.4	Return Current	141
	10.5	Noise Limits	142
11	Anal	ytical Model for Off-Chip Bus Performance	145
	11.1	Package Performance Metrics	145
	11.2	Converting Performance to Risetime	146
	11.3	Converting Bus Performance to $\frac{di}{dt}$ and $\frac{dv}{dt}$	147
	11.4	Translating Noise Limits to Performance	148
		11.4.1 Inductive Supply Bounce	148
		11.4.2 Canacitive Bandwidth Limiting	150

xii Contents

		11.4.3 Signal Coupling	151
	11.7	11.4.4 Impedance Discontinuities	152
	11.5	Experimental Results	152
		11.5.1 Test Circuit	153
		11.5.2 Quad Flat Pack with Wire Bonding Results	154
		11.5.3 Ball Grid Array with Wire Bonding Results	156
		11.5.4 Ball Grid Array with Flip-Chip Bumping Results	157
		11.5.5 Discussion	159
12	Opti	mal Bus Sizing	161
	12.1	Package Cost	161
	12.2	Bandwidth Per Cost	163
		12.2.1 Results for Quad Flat Pack with Wire Bonding	163
		12.2.2 Results for Ball Grid Array with Wire Bonding	164
		12.2.3 Results for Ball Grid Array with Flip-Chip Bumping	164
	12.3	Bus Sizing Example	166
		•	
13	Bus I	Expansion Encoder	167
	13.1	Constraint Equations	167
		13.1.1 Supply Bounce Constraints	168
		13.1.2 Signal Coupling Constraints	168
		13.1.3 Capacitive Bandwidth Limiting Constraints	170
		13.1.4 Impedance Discontinuity Constraints	171
		13.1.5 Number of Constraint Equations	172
		13.1.6 Number of Constraint Evaluations	172
	13.2	Encoder Construction	173
		13.2.1 Encoder Algorithm	173
		13.2.2 Encoder Overhead	175
	13.3	Decoder Construction	175
	13.4	Experimental Results	175
		13.4.1 3-Bit Fixed $\frac{di}{dt}$ Example	176
		13.4.2 3-Bit Varying $\frac{di}{dt}$ Example	180
		13.4.3 Functional Implementation	182
		13.4.4 Physical Implementation	183
		13.4.5 Measurement Results	185
11	Due (Stuttoning Encodor	189
14		Stuttering Encoder	189
	14.1	14.1.1 Encoder Algorithm	190
		14.1.2 Encoder Overhead.	190
	14.2	Decoder Construction	191
	14.2	Experimental Results	192
	17.5	14.3.1 Functional Implementation	194
		14.3.2 Physical Implementation	194

Contents xiii

		14.3.3 Measurement Results	197
		14.3.4 Discussion	198
15	Impe	dance Compensation	201
	15.1	Static Compensator	202
	10.1	15.1.1 Methodology	202
		15.1.2 Compensator Proximity	203
		15.1.3 On-Chip Capacitors	203
		15.1.4 On-Package Capacitors	205
		15.1.5 Static Compensator Design	205
		15.1.6 Experimental Results	207
	15.2	Dynamic Compensator	210
	10.2	15.2.1 Methodology	210
		15.2.2 Dynamic Compensator Design	210
		15.2.3 Experimental Results	213
		15.2.4 Dynamic Compensator Calibration	216
16	Futu	re Trends and Applications	219
10	16.1	The Move from ASICs to FPGAs.	219
	16.2	IP Cores	222
	16.3	Power Minimization	223
		Connectors and Backplanes	224
	16.5	Internet Fabric	225
17	Sumi	mary of Off-Chip Crosstalk Avoidance	227
Re	ferenc	es	231
Inc	lex		239