

Brock J. LaMeres

# Quick Start Guide to VHDL

*Second Edition*

---

# **QUICK START GUIDE TO VHDL**

---

---

# **QUICK START GUIDE TO VHDL**

**2<sup>ND</sup> EDITION**

**Brock J. LaMeres**



Brock J. LaMeres  
Department of Electrical and Computer Engineering  
Montana State University  
Bozeman, MT, USA

ISBN 978-3-031-42542-4      ISBN 978-3-031-42543-1 (eBook)  
<https://doi.org/10.1007/978-3-031-42543-1>

© The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Switzerland AG 2019, 2024

This work is subject to copyright. All rights are solely and exclusively licensed by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors, and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, expressed or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Cover Credit: ID 142512492 © Siarhei Yurchanka | Dreamstime.com

This Springer imprint is published by the registered company Springer Nature Switzerland AG  
The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

Paper in this product is recyclable.

# Preface

---

The classical digital design approach (i.e., manual synthesis and minimization of logic) quickly becomes impractical as systems become more complex. This is the motivation for the modern digital design flow, which uses hardware description languages (HDL) and computer-aided synthesis/minimization to create the final circuitry. The purpose of this book is to provide a quick start guide to the VHDL language, which is one of the two most common languages used to describe logic in the modern digital design flow. This book is intended for anyone that has already learned the classical digital design approach and is ready to begin learning HDL-based design. This book is also suitable for practicing engineers that already know VHDL and need quick reference for syntax and examples of common circuits. This book assumes that the reader already understands digital logic (i.e., binary numbers, combinational and sequential logic design, finite state machines, memory, and binary arithmetic basics).

Since this book is designed to accommodate a designer that is new to VHDL, the language is presented in a manner that builds foundational knowledge first before moving into more complex topics. As such, Chaps. 1, 2, 3, 4, and 5 only present functionality built into the VHDL standard package. Only after a comprehensive explanation of the most commonly used packages from the IEEE library is presented in Chap. 7 are examples presented that use data types from the widely adopted STD\_LOGIC\_1164 package. For a reader that is using the book as a reference guide, it may be more practical to pull examples from Chaps. 7, 8, 9, 10, and 11 as they use the types *std\_logic* and *std\_logic\_vector*. For a VHDL novice, understanding the history and fundamentals of the VHDL base release will help form a comprehensive understanding of the language; thus, it is recommended that the early chapters are covered in the sequence they are written. The book culminates with a full computer design in Chap. 12 and a detailed look at floating-point systems in Chap. 13.

The second edition adds in a new chapter on floating-point systems. The detailed background of floating-point numbers is given before moving into VHDL modeling. A discussion of the packages in the IEEE and IEEE\_Proposed libraries is presented in order to provide an understanding of what models are synthesizable and which are not.

Bozeman, MT, USA

Brock J. LaMeres

## Acknowledgments

For my amazing daughter Alexis. You are the kindest person I have ever met. You have been blessed with intelligence, beauty, and a heart that cares more for others than yourself. Watching you become the person you are today has been one of the greatest joys of my life. You will make the world a better place just by being who you are. As you begin your journey into the world, know that you have everything you need to succeed and that you never need to change. Go forward with courage, learn from your mistakes, and know that your family will always be behind you every step of the way. With love, Dad.

# Contents

---

<b>1: THE MODERN DIGITAL DESIGN FLOW .....</b>	<b>1</b>
1.1 HISTORY OF HARDWARE DESCRIPTION LANGUAGES .....	1
1.2 HDL ABSTRACTION .....	4
1.3 THE MODERN DIGITAL DESIGN FLOW .....	8
<b>2: VHDL CONSTRUCTS .....</b>	<b>13</b>
2.1 DATA TYPES .....	13
2.1.1 <i>Enumerated Types</i> .....	13
2.1.2 <i>Range Types</i> .....	14
2.1.3 <i>Physical Types</i> .....	14
2.1.4 <i>Vector Types</i> .....	14
2.1.5 <i>User-Defined Enumerated Types</i> .....	15
2.1.6 <i>Array Type</i> .....	15
2.1.7 <i>Subtypes</i> .....	15
2.2 VHDL MODEL CONSTRUCTION .....	16
2.2.1 <i>Libraries and Packages</i> .....	16
2.2.2 <i>The Entity</i> .....	17
2.2.3 <i>The Architecture</i> .....	17
<b>3: MODELING CONCURRENT FUNCTIONALITY IN VHDL .....</b>	<b>21</b>
3.1 VHDL OPERATORS .....	21
3.1.1 <i>Assignment Operator</i> .....	21
3.1.2 <i>Logical Operators</i> .....	22
3.1.3 <i>Numerical Operators</i> .....	23
3.1.4 <i>Relational Operators</i> .....	23
3.1.5 <i>Shift Operators</i> .....	23
3.1.6 <i>Concatenation Operator</i> .....	24
3.2 CONCURRENT SIGNAL ASSIGNMENTS WITH LOGICAL OPERATORS .....	24
3.2.1 <i>Logical Operator Example: SOP Circuit</i> .....	25
3.2.2 <i>Logical Operator Example: One-Hot Decoder</i> .....	26
3.2.3 <i>Logical Operator Example: 7-Segment Display Decoder</i> .....	27
3.2.4 <i>Logical Operator Example: One-Hot Encoder</i> .....	29
3.2.5 <i>Logical Operator Example: Multiplexer</i> .....	31
3.2.6 <i>Logical Operator Example: Demultiplexer</i> .....	32
3.3 CONDITIONAL SIGNAL ASSIGNMENTS .....	34
3.3.1 <i>Conditional Signal Assignment Example: SOP Circuit</i> .....	34
3.3.2 <i>Conditional Signal Assignment Example: One-Hot Decoder</i> .....	35
3.3.3 <i>Conditional Signal Assignment Example: 7-Segment Display Decoder</i> .....	36
3.3.4 <i>Conditional Signal Assignment Example: One-Hot Encoder</i> .....	37
3.3.5 <i>Conditional Signal Assignment Example: Multiplexer</i> .....	38
3.3.6 <i>Conditional Signal Assignment Example: Demultiplexer</i> .....	39

3.4	SELECTED SIGNAL ASSIGNMENTS .....	41
3.4.1	<i>Selected Signal Assignment Example: SOP Circuit</i> .....	41
3.4.2	<i>Selected Signal Assignment Example: One-Hot Decoder</i> .....	42
3.4.3	<i>Selected Signal Assignment Example: 7-Segment Display Decoder</i> .....	43
3.4.4	<i>Selected Signal Assignment Example: One-Hot Encoder</i> .....	44
3.4.5	<i>Selected Signal Assignment Example: Multiplexer</i> .....	45
3.4.6	<i>Selected Signal Assignment Example: Demultiplexer</i> .....	46
3.5	DELAYED SIGNAL ASSIGNMENTS .....	48
3.5.1	<i>Inertial Delay</i> .....	48
3.5.2	<i>Transport Delay</i> .....	48
<b>4:</b>	<b>STRUCTURAL DESIGN AND HIERARCHY</b> .....	53
4.1	COMPONENTS .....	53
4.1.1	<i>Component Instantiation</i> .....	53
4.1.2	<i>Port Mapping</i> .....	53
4.2	STRUCTURAL DESIGN EXAMPLES: RIPPLE CARRY ADDER .....	56
4.2.1	<i>Half Adders</i> .....	56
4.2.2	<i>Full Adders</i> .....	56
4.2.3	<i>Ripple Carry Adder (RCA)</i> .....	58
4.2.4	<i>Structural Model of a Ripple Carry Adder in VHDL</i> .....	59
<b>5:</b>	<b>MODELING SEQUENTIAL FUNCTIONALITY</b> .....	65
5.1	THE PROCESS .....	65
5.1.1	<i>Sensitivity Lists</i> .....	65
5.1.2	<i>Wait Statements</i> .....	66
5.1.3	<i>Sequential Signal Assignments</i> .....	67
5.1.4	<i>Variables</i> .....	68
5.2	CONDITIONAL PROGRAMMING CONSTRUCTS .....	70
5.2.1	<i>If/Then Statements</i> .....	70
5.2.2	<i>Case Statements</i> .....	71
5.2.3	<i>Infinite Loops</i> .....	73
5.2.4	<i>While Loops</i> .....	75
5.2.5	<i>For Loops</i> .....	75
5.3	SIGNAL ATTRIBUTES .....	76
<b>6:</b>	<b>PACKAGES</b> .....	81
6.1	STD_LOGIC_1164 .....	81
6.1.1	<i>STD_LOGIC_1164 Resolution Function</i> .....	82
6.1.2	<i>STD_LOGIC_1164 Logical Operators</i> .....	83
6.1.3	<i>STD_LOGIC_1164 Edge Detection Functions</i> .....	83
6.1.4	<i>STD_LOGIC_1164 Type Conversion Functions</i> .....	84
6.2	NUMERIC_STD .....	85
6.2.1	<i>NUMERIC_STD Arithmetic Functions</i> .....	85
6.2.2	<i>NUMERIC_STD Logical Functions</i> .....	87
6.2.3	<i>NUMERIC_STD Comparison Functions</i> .....	87

---

6.2.4 <i>NUMERIC_STD Edge Detection Functions</i> .....	87
6.2.5 <i>NUMERIC_STD Conversion Functions</i> .....	88
6.2.6 <i>NUMERIC_STD Type Casting</i> .....	88
6.3 TEXTIO AND STD_LOGIC_TEXTIO .....	89
6.4 OTHER COMMON PACKAGES .....	92
6.4.1 <i>NUMERIC_STD_UNSIGNED</i> .....	92
6.4.2 <i>NUMERIC_BIT</i> .....	92
6.4.3 <i>NUMERIC_BIT_UNSIGNED</i> .....	93
6.4.4 <i>MATH_REAL</i> .....	93
6.4.5 <i>MATH_COMPLEX</i> .....	95
6.4.6 <i>Legacy Packages (STD_LOGIC_ARITH / UNSIGNED / SIGNED)</i> .....	95
<b>7: TEST BENCHES</b> .....	99
7.1 TEST BENCH OVERVIEW .....	99
7.2 GENERATING STIMULUS VECTORS USING FOR LOOPS .....	101
7.3 AUTOMATED CHECKING USING REPORT AND ASSERT STATEMENTS .....	102
7.3.1 <i>Report Statement</i> .....	102
7.3.2 <i>Assert Statement</i> .....	103
7.4 USING EXTERNAL I/O IN TEST BENCHES .....	104
7.4.1 <i>Writing to an External File from a Test Bench</i> .....	104
7.4.2 <i>Writing to STD_OUTPUT from a Test Bench</i> .....	107
7.4.3 <i>Reading from an External File in a Test Bench</i> .....	109
7.4.4 <i>Reading Space-Delimited Data from an External File in a Test Bench</i> .....	111
<b>8: MODELING SEQUENTIAL STORAGE AND REGISTERS</b> .....	117
8.1 MODELING SCALAR STORAGE DEVICES .....	117
8.1.1 <i>D-Latch</i> .....	117
8.1.2 <i>D-Flip-Flop</i> .....	118
8.1.3 <i>D-Flip-Flop with Asynchronous Resets</i> .....	118
8.1.4 <i>D-Flip-Flop with Asynchronous Reset and Preset</i> .....	119
8.1.5 <i>D-Flip-Flop with Synchronous Enable</i> .....	120
8.2 MODELING REGISTERS .....	121
8.2.1 <i>Registers with Enables</i> .....	121
8.2.2 <i>Shift Registers</i> .....	122
8.2.3 <i>Registers as Agents on a Data Bus</i> .....	123
<b>9: MODELING FINITE-STATE MACHINES</b> .....	127
9.1 THE FSM DESIGN PROCESS AND A PUSH-BUTTON WINDOW CONTROLLER EXAMPLE .....	127
9.1.1 <i>Modeling the States with User-Defined, Enumerated Data Types</i> .....	128
9.1.2 <i>The State Memory Process</i> .....	129
9.1.3 <i>The Next-State Logic Process</i> .....	129
9.1.4 <i>The Output Logic Process</i> .....	130
9.1.5 <i>Explicitly Defining State Codes with Subtypes</i> .....	132
9.2 FSM DESIGN EXAMPLES .....	133
9.2.1 <i>Serial Bit Sequence Detector in VHDL</i> .....	133
9.2.2 <i>Vending Machine Controller in VHDL</i> .....	135
9.2.3 <i>2-Bit Binary Up/Down Counter in VHDL</i> .....	137

<b>10: MODELING COUNTERS .....</b>	143
10.1 MODELING COUNTERS WITH A SINGLE PROCESS .....	143
10.1.1 <i>Counters in VHDL Using the Type UNSIGNED</i> .....	143
10.1.2 <i>Counters in VHDL Using the Type INTEGER</i> .....	144
10.1.3 <i>Counters in VHDL Using the Type STD_LOGIC_VECTOR</i> .....	145
10.2 COUNTERS WITH ENABLES AND LOADS .....	148
10.2.1 <i>Modeling Counters with Enables</i> .....	148
10.2.2 <i>Modeling Counters with Loads</i> .....	149
<b>11: MODELING MEMORY .....</b>	153
11.1 MEMORY ARCHITECTURE AND TERMINOLOGY .....	153
11.1.1 <i>Memory Map Model</i> .....	153
11.1.2 <i>Volatile vs. Non-volatile Memory</i> .....	154
11.1.3 <i>Read-Only Memory vs. Read/Write Memory</i> .....	154
11.1.4 <i>Random Access vs. Sequential Access</i> .....	154
11.2 MODELING READ-ONLY MEMORY .....	155
11.3 MODELING READ/WRITE MEMORY .....	158
<b>12: COMPUTER SYSTEM DESIGN .....</b>	163
12.1 COMPUTER HARDWARE .....	163
12.1.1 <i>Program Memory</i> .....	164
12.1.2 <i>Data Memory</i> .....	164
12.1.3 <i>Input/Output Ports</i> .....	164
12.1.4 <i>Central Processing Unit</i> .....	164
12.1.5 <i>A Memory-Mapped System</i> .....	166
12.2 COMPUTER SOFTWARE .....	168
12.2.1 <i>Opcodes and Operands</i> .....	169
12.2.2 <i>Addressing Modes</i> .....	169
12.2.3 <i>Classes of Instructions</i> .....	170
12.3 COMPUTER IMPLEMENTATION: AN 8-BIT COMPUTER EXAMPLE .....	177
12.3.1 <i>Top-Level Block Diagram</i> .....	177
12.3.2 <i>Instruction Set Design</i> .....	178
12.3.3 <i>Memory System Implementation</i> .....	179
12.3.4 <i>CPU Implementation</i> .....	184
<b>13: FLOATING-POINT SYSTEMS .....</b>	207
13.1 OVERVIEW OF FLOATING-POINT NUMBERS .....	207
13.1.1 <i>Limitations of Fixed-Point Numbers</i> .....	207
13.1.2 <i>The Anatomy of a Floating-Point Number</i> .....	208
13.1.3 <i>The IEEE 754 Standard</i> .....	209
13.1.4 <i>Single-Precision Floating-Point Representation (32-Bit)</i> .....	209
13.1.5 <i>Double-Precision Floating-Point Representation (64-Bit)</i> .....	213
13.1.6 <i>IEEE 754 Special Values</i> .....	216
13.1.7 <i>IEEE 754 Rounding Types</i> .....	218
13.1.8 <i>Other Capabilities of the IEEE 754 Standard</i> .....	219

---

<b>13.2 IEEE 754 BASE CONVERSIONS .....</b>	<b>220</b>
<b>13.2.1 Converting from Decimal into IEEE 754 Single-Precision Numbers .....</b>	<b>220</b>
<b>13.2.2 Converting from IEEE 754 Single-Precision Numbers into Decimal .....</b>	<b>223</b>
<b>13.3 FLOATING-POINT ARITHMETIC .....</b>	<b>225</b>
<b>13.3.1 Addition and Subtraction of IEEE 754 Numbers .....</b>	<b>225</b>
<b>13.3.2 Multiplication and Division of IEEE 754 Numbers .....</b>	<b>233</b>
<b>13.4 FLOATING-POINT MODELING IN VHDL .....</b>	<b>238</b>
<b>13.4.1 Floating-Point Packages in the IEEE Library .....</b>	<b>238</b>
<b>13.4.2 The IEEE_Proposed Library .....</b>	<b>245</b>
<b>APPENDIX A: LIST OF WORKED EXAMPLES .....</b>	<b>249</b>
<b>INDEX .....</b>	<b>253</b>